Abstract-For a discrete-time, binary-input Gaussian channel with finite intersymbol interference (ISI), we prove that reliable communication can be achieved if and only if AE¼ ÐÓ ¾ ÓÔØ, for some constant ÓÔØ that depends on the channel.
I. INTRODUCTION
For the discrete-time, additive white Gaussian noise (AWGN) channel with noise variance ¾ and a unit power input constraint, Shannon proved that reliable communication cannot be achieved unless the code rate Ê is less than 1 Recall that an identical result holds for the AWGN waveform channel, in the limit of infinite signal bandwidth [1, eq. 8.2.10]. The low-rate Shannon limit is also equivalent to the capacity per unit cost defined by Verdú [2] . this limit can even be achieved with binary signaling (e.g., see McEliece [3, Problem 4.14]).
For the discrete-time, finite intersymbol interference (ISI) channel with AWGN, described by the equation
where Ü is the input, Ö the noisy output, ¼ the channel impulse response (also denoted ´ µ È ¼ ), and Ò the AWGN with variance ¾ , it is well-known that the capacity can be achieved by "waterfilling," i.e., by distributing the input power at frequencies where the response is highest [1] [4] . Accordingly (as we will also show), if Ñ Ü is the peak power gain (or minimum loss) of the filter, then one should expect the low rate Shannon limit to be ÐÓ ¾ Ñ Ü . Naturally, one is then curious whether this limit changes when a binary input constraint is introduced, i.e., when Ü ¾ ¦½ . Although tighter bounds on the channel capacity in this case have recently been discovered [5] [6] [7] [8], this particular question has remained unanswered.
In this paper, we prove that the low rate Shannon limit for binary-input ISI channels equals ÐÓ ¾ ÓÔØ , where ÓÔØ is a constant depending on the channel impulse response. More specifically, as discussed in Section II, if a finite-state machine is used to represent the output sequences of the channel filter when driven with binary inputs, then ÓÔØ is the maximum power achieved by a simple cycle. It then follows that no cycle or asymptotically long sequence can have output power greater than ÓÔØ . In Section III, we use these results to conclude that the low rate Shannon limit is at least ÐÓ ¾ ÓÔØ . To achieve this value, we then introduce a concatenated coding scheme consisting of a random outer code and an inner modulation code based on a simple cycle with output power ÓÔØ . Finally, we note how these arguments can be extended to continuousalphabet, power-constrained ISI channels.
II. OUTPUT POWER OF STATE SEQUENCES
Let us represent the input and channel filter output sequences with a finite-state machine, where the current state × ´Ü Ü ½ µ. Note that the channel filter output, which we denote Ý , is different from the channel output, Ö Ý · Ò . Now, we can label each edge´× ½ × µ in the finite-state machine with an input Ü´× ½ × µ, a channel filter output Ý´× ½ × µ, or functions thereof. For a state sequence ×, the length Ð´×µ equals the number of edges, and the output power is defined as Definition 1: A simple cycle, i.e., a cycle in which all edges are distinct, is optimal if it achieves the maximum power over all simple cycles.
In graph theory, cycles which achieve this maximum power are also known as maximum mean-weight cycles, and can be found using dynamic programming techniques, e.g., Karp's algorithm [9] . The next two lemmas, which also arise in the performance analysis of digital systems (e.g., see [10] ), will demonstrate the importance of optimal simple cycles. In the last inequality, Ñ Ò is the smallest output power among all edges. Dividing through by Ð´×µ gives
The rightmost term is always positive, but it can be made arbitrarily small by making × sufficiently long.
III. LOW RATE SHANNON LIMIT

A. Binary Input ISI Channels
We now state the main result of this paper. Before we proceed with the proof, let us consider some examples. For the dicode channel with Ñ Ü ¾ (Figure 1) , an optimal simple cycle has ÓÔØ Ñ Ü , and inputs´½ ½µ. However, Table I shows some channels with ÓÔØ Ñ Ü , and hence binary signaling can impose a penalty. Also, unlike PR4 and E ¾ PR4, EPR4 has several optimal simple cycles. Proof: Since our channel is an indecomposable finitestate channel, 2 This also implies that
which equals ÐÓ ¾ ÓÔØ , because AWGN´ ¾ µ decreases monotonically to ÐÓ ¾.
(Upper Bound) Let us now consider a concatenated coding system which achieves AE ¼ ÐÓ ¾ ÓÔØ . First, let ¾ ¦½ denote the data bit to be modulated, and ÓÔØ denote an optimal simple cycle. It has a starting state × ÓÔØ , input sequence Ü ÓÔØ ´Ü ÓÔØ ½ Ü ÓÔØ Ä µ, and output sequence Ý ÓÔØ . Also, let Ù ´Ù ½ Ù µ be a length input sequence which puts the channel in state × ÓÔØ . The inner modulation code is then defined as follows. To transmit , we send
That is, we force the channel into state × ÓÔØ (or × ÓÔØ µ, and then transmit Ü ÓÔØ . This results in the channel output, Ö Ý · Ò , where the components of Ò are AWGN terms with variance ¾ . Also, the latter Ä symbols of Ý are always equal to Ý ÓÔØ . The first symbols, however, depend on ½ , which determines the channel state prior to sending (6) .
To 
B. Extensions to Larger Alphabets
Theorem 1 can easily be extended to finite input alphabets of the form Å Å ½ ½ Å , because symmetric alphabets allow us to construct an inner (binary) modulation system which can achieve ÐÓ ¾ ÓÔØ . Of course, ÓÔØ now corresponds to the finite-state machine for a channel filter driven by symbols in Å .
In the case of real-valued signaling with unit power, the output power of the channel filter can never exceed Ñ Ü . Hence, by reasoning similar to that in the proof of Theorem 1, we find that reliable communication on ISI channels always requires AE ¼ ÐÓ ¾ Ñ Ü . As for the inner modulation code, rather than using long truncations of a periodic binary sequence, we can instead truncate Ô ¾ Ó×´ Ñ Ü Òµ, where Ñ Ü ¾ ℄ is a peak frequency of the channel filter. Since this sequence asymptotically realizes an output power of Ñ Ü , our concatenated system will achieve reliable communication for any AE ¼ ÐÓ ¾ Ñ Ü .
IV. CONCLUSION
We prove that reliable communication on a discrete-time, binary-input finite ISI channel can be achieved if and only if AE ¼ ÐÓ ¾ ÓÔØ , where ÓÔØ is the maximum output power of a simple cycle in the finite-state machine that represents the channel filter output sequences. We begin by showing that no cycle and no asymptotically long sequence can have an output power greater than ÓÔØ , and from this result we prove that the low rate Shannon limit must be at least ÐÓ ¾ ÓÔØ . We then provide a semi-constructive method to achieve the limit, using a modulator/demodulator based on simple cycles with output power ÓÔØ . We show by example that binary signaling may or may not incur a penalty. Finally, we explain how the proof may be extended to continuousalphabet, power-constrained ISI channels, for which the low rate Shannon limit is ÐÓ ¾ Ñ Ü .
